一、課程說明(Course Description)
This course will introduce students to electronic design automation (EDA), or
called CAD for VLSI. The field is very broad and hence cannot be covered in
a single course. Therefore, we choose to give an introduction and concentrate on
high level synthesis. The physical design automation portion has been spin-off
as an independent course by Professor Ting-Gee Wang.
This course is suitable for EE or CS graduate students who are interested in a
career in the IC design or CAD industry.
. Brief review of VLSI design process
. Design capturing using Verilog Hardware Description Language
. Simulation for Functional Verification
. Synthesis into Gate Level Design
. DFT - Design for Testability
. Layout - Physical Implementation including Placement and Routing
. Verification - Post Layout Design Rule and Timing Verification
. Co-design


. High Level Synthesis
. Description languages
. Architecture and modeling
. Scheduling
. Allocation
. Control generation

. Machine Problems
. Please see http://lin.cs.nthu.edu.tw for detail


This course consists of three portions:
I. Lectures by the professor
II. Student presentations of selected important papers in high level synthesis
III. Student presentation of their machine problems




二、指定用書(Text Books)

High Level Synthesis -- Gajski, Dutt, Wu and Lin







三、參考書籍(References)

Papers from ICCAD, DAC, ACM TODAES, IEEE T VLSI, and IEEE T on CAD

Past problem sets from National CAD Contest






四、教學方式(Teaching Method)

Lecturing and Discussion

This course consists of three portions:
I. Lectures by the professor
II. Student presentations of selected important papers in high level synthesis
III. Student presentation of their machine problems






五、教學進度(Syllabus)




六、成績考核(Evaluation)

Two Machine problems 25% each
Project 50%









七、可連結之網頁位址
http://lin.cs.nthu.edu.tw