一、課程說明 (Course Description)
<br>
<br>This course covers the fundamental issues of designing a digital system. We will begin by introducing number systems, Boolean algebra, and logic gates. After that, we will discuss the minimization techniques of Boolean functions using Karnaugh Map as well as algorithmic procedures. In the second half, we will focus on the design techniques for combinational, sequential, and memory circuits. Finally, we will introduce the more modern design concept using Register-Transfer-Level (RTL) descriptions. Upon the completion, the students will know how to realize a given digital system, e.g., the arithmetic logic unit (ALU) of a CPU, into a logic circuit.
<br>
<br> 二、指定用書 (Text Books)
<br>1) Charles H. Roth Jr. "Fundamentals of Logic Design", international Student edition, 滄海書局代理
<br>
<br>或
<br>
<br>2) Charles H. Roth Jr. "Fundamentals of Logic Design", 5th edition, 滄海書局代理
<br>
<br>或
<br>
<br>3) Charles H. Roth Jr., Larry L Kinney, "Fundamentals of Logic Design", sixth ed., 滄海書局代理
<br>
<br>
<br> 三、教學方式 (Teaching Method)
<br>
<br>Lectures
<br>
<br> 四、教學進度 (Syllabus)
<br>
<br>1) Number Systems and Conversion
<br>2) Boolean algebra
<br>3) Applications of Boolean algebra
<br>4) Karnaugh Maps
<br>5) Multi-Level Gate Circuits NAND and NOR Gates
<br>6) Combinational Circuit Design
<br>7) Multiplexers, Decoders, and Programmable
<br>8) Latches and Flip-Flops
<br>9) Registers and Counters
<br>10) Analysis of Clocked Sequential Circuits
<br>
<br>
<br> 五、成績考核 (Evaluation)
<br>
<br>四次考試: 第一次考試:20%; 第二次考試:20%; 第三次考試:20%; 第四次考試:20%; 
<br>Homework: 20%
<br>出席狀況: 加分參考
<br>
<br> 六、可連結之網頁位址
<br>
<br>http://www.amazon.com/Fundamentals-Logic-Design-CD-ROM-Charles/dp/0534378048#_