




Semiconductor Memories

Feb. 2013

10120ENE 637000

Semiconductor Memories 半導

CLASS INFORMATION



- Professor: 林崇榮
- Office: 資電611 (cjlin@ee.nthu.edu.tw ; ext. 62182)
- Handout: well.ee.nthu.edu.tw ; Login: ene63700 PWD:12163700
- TA: 林柏諺 (pylin@well.ee.nthu.edu.tw ; 教育111 ext. 34034)
- Class: M8M9W5 (台達201)
- Reference: “Semiconductor Memories” by Betty Prince (Wiley)

Course Description

In this course, lessons consisting of VLSI semiconductor memory cells and technology by lectures and assigned projects, which developing students' professional VLSI knowledge acquired in the previous VLSI device class. Students learn to know the DRAM, SRAM and Flash technologies. They also learn to design more cell operations, processes and layout details. Extended VLSI integration technology is also addressed and introduced. Cell design and integration will be taught in class and assigned in homework. Memory cell and array for development and production will be drafted for students and aspects of the VLSI industry will be discussed.

Course Outcomes

- ❑ Understand VLSI Integration Technology
- ❑ Understand DRAM/SRAM/FLASH Technology, Cell Layout, and Integration Process
- ❑ Create Basic Cell and Operation from VLSI Process according to Principles of Charge Storage
- ❑ Execute the TCAD or Spice Simulation Project for the Optimization of a Cell Design
- ❑ Measure and Operate Cell Performance and Characteristics Properly
- ❑ Develop Memory Architecture from Read and Write the Bit Cell Developed in High Density Memories
- ❑ Apply Basic Cell Technology and Layout to Form More Complex Cell to Cell Interactions
- ❑ Manipulate Different Memory Bitline and Wordline and Peripheral Circuit to Compose a New Memory Chip

Semiconductor Memories

- **SRAM:** operation principle, cell structures, TFT loads and fabrication, etc.
- **DRAM:** operation principle, cell structures and technologies, sense amplifier design, architecture and interface, etc.
- **Flash:** operation principles, cell structures, process technologies, and reliability concerns for ROM, PROM, EPROM, EEPROM, Flash, etc.

Grading Policy

- 10% - Participation
- 40% - Homework/Project Assignments
- 50% - EXAM