一、課程說明(Course Description)
This is a course on algorithms for VLSI physical design automation. Topics
include partitioning, floorplanning, placement, routing, and other related
issues.

二、指定用書(Text Books)

N/A


三、參考書籍(References)

Technical papers will be chosen from premier CAD conference proceedings and
journals.

四、教學方式(Teaching Method)

Lecturing and discussions


五、教學進度(Syllabus)

(1)Introduction
(a)VLSI design flow
(b)Problem subdivision in physical design
(c)Design styles

(2)Circuit Partitioning
(a)Min-cut bipartitioning
(b)Performance driven clustering
(c)Cut size and performance driven
partitioning/clustering

(3)Floorplanning & Placement
(a)Floorplan representations
(b)Simulated annealing based methods
(c)Partitioning based methods
(d)Numerical methods

(4)Routing
(a)Maze routing
(b)Global routing
(c)Channel routing
(d)Clock tree routing
(e)Power/ground routing
(f)Interconnect planning and optimization

(5)Other topics



六、成績考核(Evaluation)

To be determined


七、可連結之網頁位址

eeclass 數位學習平台